Back to All Job Opportunities

Principal IC Design Engineer or Sr. Principal IC Design Engineer
Northrop Grumman     McClellan, CA 95652
 Posted 8 days    

**Requisition ID: R10173555**

+ **Category:** Engineering

+ **Location:** McClellan, California, United States of America

+ **Clearance Type:** SCI

+ **Telecommute:** No- Teleworking not available for this position

+ **Shift:** 1st Shift (United States of America)

+ **Travel Required:** Yes, 10% of the Time

+ **Relocation Assistance:** Relocation assistance may be available

+ **Positions Available:** 5

At Northrop Grumman, our employees have incredible opportunities to work on revolutionary systems that impact people's lives around the world today, and for generations to come. Our pioneering and inventive spirit has enabled us to be at the forefront of many technological advancements in our nation's history - from the first flight across the Atlantic Ocean, to stealth bombers, to landing on the moon. We look for people who have bold new ideas, courage and a pioneering spirit to join forces to invent the future, and have fun along the way. Our culture thrives on intellectual curiosity, cognitive diversity and bringing your whole self to work — and we have an insatiable drive to do what others think is impossible. Our employees are not only part of history, they're making history.

Northrop Grumman Microelectronics Center (NGMC) is a leader in advanced development of semiconductor system solutions for the military, aerospace, and commercial markets. For more than 50 years, we have been offering a wide range of trusted foundry and semiconductor services that deliver high performing and reliable microelectronics. Our wide breadth of technologies and capabilities includes research in advanced computing solutions to provide our customers with unique “More than Moore” solutions.

The Northrop Grumman Microelectronics Design & Applications (MDA) business area is leading efforts to transform computing, combining the unique properties of superconductivity and quantum mechanics to develop revolutionary energy-efficient computing systems. You will work in a fast-paced team environment alongside a broad array of scientists and engineers to make these next generation processing solutions a reality.

We are seeking motivated and experienced Integrated Circuit (IC) Design Engineers to join our Sacramento, California design center in the design and layout of custom, low-power, analog and mixed signal cryogenic CMOS circuits. The ideal candidate will have experience designing a variety of analog and mixed signal designs including voltage references, regulators, data converters, power on reset, brown-out detection, and temperature sensors in a range of technology nodes including advanced nodes as well as more conventional planar technologies.

**This position requires work on site** **at Northrop Grumman’s McClellan, CA facility.**

**What You’ll get to Do**

+ Apply your skills as a circuit design engineer in development of cryogenic CMOS circuits for advanced power efficient computing applications.

+ Design tasks including schematic capture, circuit simulation, circuit layout, physical verification (LVS, DRC), and parasitic extraction for a variety of analog and mixed signal circuits.

+ Work in a dynamic environment with rapidly developing technologies and tools.

+ Take designs from concept through modeling, layout and verification and creation of test plans based on circuit requirements.

**This position can be filled at the Principal IC Design Engineer OR the Sr. Principal IC Design Engineer level.**

**Basic Qualifications for Principal IC Design Engineer**

+ Bachelor of Science STEM (Science, Technology, Engineering, Mathematics) degree with 5 years of experience in Analog, Digital or Mixed Signal Circuit design (3 years with technical MS).

+ Experience with IC custom design tools (Cadence Virtuoso) for schematic capture, circuit simulation, and custom layout; physical verification using Assura or Calibre.

+ Demonstrated experience in problem solving and analytical skills.

+ Demonstrated experience in meeting tight deadlines and milestones according to program schedule.

+ Excellent communication skills, able to efficiently disseminate information to leadership and respective working group.

+ US citizenship with ability to obtain and maintain a Top Secret/Sensitive Compartmented Information (TS/SCI) security clearance.

**Basic Qualifications for Sr. Principal IC Design Engineer**

+ Bachelor of Science STEM (Science, Technology, Engineering, Mathematics) degree with 8 years of experience in Analog, Digital or Mixed Signal Circuit design (5 years with technical MS or 3 years with a PhD).

+ Experience with IC custom design tools (Cadence Virtuoso) for schematic capture, circuit simulation, and custom layout; physical verification using Assura or Calibre.

+ Demonstrated experience in problem solving and analytical skills.

+ Demonstrated experience in meeting tight deadlines and milestones according to program schedule.

+ Excellent communication skills, able to efficiently disseminate information to leadership and respective working group.

+ US citizenship with ability to obtain and maintain a Top Secret/Sensitive Compartmented Information (TS/SCI) security clearance.

**Preferred Qualifications for both levels**

+ Experience architecting, designing, and simulating low power analog integrated circuits with multiple successful tapeouts in planar and/or advanced CMOS nodes.

+ Experience with hierarchical design, top-level floor-planning, and chip-level integration.

+ Experience in low power analog and mixed signal design work including voltage references, LDO regulators, data converters, power on reset, brown-out detection, and temperature sensors.

+ Mixed signal design experience in Verilog, Verilog-A/AMS, and Genus/Innovus.

+ Experience in scripting languages SKILL or Python.

+ Experience with product validation and testing.

+ Basic understanding of IC manufacturing and testing processes.

+ Experience with cryogenic test stands, superconductivity

+ Active TS/SCI Security Clearance with polygraph.

\#NGMCENG

**Salary Range:** $107,300 - $160,900

**Salary Range 2:** $133,000 - $199,600

The above salary range represents a general guideline; however, Northrop Grumman considers a number of factors when determining base salary offers such as the scope and responsibilities of the position and the candidate's experience, education, skills and current market conditions.

Employees may be eligible for a discretionary bonus in addition to base pay. Annual bonuses are designed to reward individual contributions as well as allow employees to share in company results. Employees in Vice President or Director positions may be eligible for Long Term Incentives. In addition, Northrop Grumman provides a variety of benefits including health insurance coverage, life and disability insurance, savings plan, Company paid holidays and paid time off (PTO) for vacation and/or personal business.

The application period for the job is estimated to be 20 days from the job posting date. However, this timeline may be shortened or extended depending on business needs and the availability of qualified candidates.

Northrop Grumman is committed to hiring and retaining a diverse workforce. We are proud to be an Equal Opportunity/Affirmative Action Employer, making decisions without regard to race, color, religion, creed, sex, sexual orientation, gender identity, marital status, national origin, age, veteran status, disability, or any other protected class. For our complete EEO/AA and Pay Transparency statement, please visit. U.S. Citizenship is required for all positions with a government clearance and certain other restricted positions.

  Back to All Job Opportunities

Job Details


Field of Interest

(STEM) Science, Technology, Engineering & Mathematics

Employment Type

Full Time

Number of openings

N/A


We strive to ensure that jobs posted on this website are true and accurate employment opportunities. The student/job seeker is responsible for verifying the legitimacy of employment opportunities before responding to, interviewing, or accepting positions.